



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/875,197	06/07/2001	Joon-Young Yang	8733.132.20	8761
30827	7590	12/29/2004	EXAMINER	
MCKENNA LONG & ALDRIDGE LLP			RAO, SHRINIVAS H	
1900 K STREET, NW			ART UNIT	
WASHINGTON, DC 20006			PAPER NUMBER	

2814

DATE MAILED: 12/29/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

## Office Action Summary

Application No.

09/875,197

Applicant(s)

YANG, JOON-YOUNG

Examiner

Steven H. Rao

Art Unit

2814

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 24 September 2004.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 41-56 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☐ Claim(s) 41-56 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
  - ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- |                                                                                                                        |                                                                                         |
|------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)                                                       | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                   | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____                                                |

***Response to Amendment***

Applicants' amendment filed on September 24, 2004 has been entered and forwarded to the Examiner on September 29, 2004.

Therefore claims 41 and 55 as amended by the amendment and claims 42-54 and 56 as previously presented are currently pending in the Application.

***Claim Rejections - 35 USC # 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action.

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 41-56 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yamaguchi ( U.S. Patent No. 5,897,346, herein after Yamaguchi) previously applied and in view of Aomori et al. ( U.S. Patent No. 5,504,020, herein after Aomori).

With respect to claim 41 Yamaguchi describes a method of fabricating a thin film transistor, comprising forming a gate insulating layer on an active layer (Yamaguchi fig. 1B # 13, col. 8 lines and fig. 1C # 14), forming a gate on the gate insulating layer forming an excited region in an exposed portion of the active layer by implanting hydrogen ions to the active layer by using the gate as a mask (figs. 1 C and A); and

Art Unit: 2814

forming an impurity region by heavily implanting impurity ions to said excited region in a heavy dosage while the excited region remains in an excited state, ( Fig. 1 C implanting P+ ions Yamaguchi col. 9 lines 14 and figs. 1C, etc. describe heavily implanting ions,). (It is noted that Yamaguchi discloses the use of active layer as a mask and implanting prior to the formation of the gate. However it would be an obvious altering of the sequence of steps to implant the H after gate formation. Further as Applicants' claims use the terminology " comprising" the claim includes steps in any sequence)

Yamaguchi does not specifically disclose the limitation, "and has a temperature high enough to self-activate the impurity ions and whereby impurity ions become self-activated".

However , Aomori, a patent from the same filed of endeavor, describes in col.3 lines 13 to 25 ion shower doping method wherein heavy doping/implantation of Hydrogen ions the impurity ions are self-activated in the polycrystalline thin film to fabricate TFTS at low temperature thereby allowing the use of low temperature melting materials to be used and to control the precise amount of Hydrogen to be implanted is attained thereby a TFT with higher reliability is obtained. And in col. 11 lines 53-55 teaches the temperature high enough to self-activate the impurity ions ( Aomori teaches temperature in the range 0-450 which includes the 200-300 taught by Applicants).

Therefore it would have been obvious to one of ordinary skill in the art at the time of the invention to include Aomori's step of heavy ion doping which causes the impurity

Art Unit: 2814

ions to be self-activated in Yamaguchi's method. The motivation to include Aomori's afore mention steps in to Yamaguchi's method are to fabricate TFTS at low temperature thereby allowing the use of low temperature melting materials to be used and to control the precise amount of Hydrogen to be implanted is attained thereby a TFT with higher reliability is obtained. ( Aomori col. 2 and col. 4 lines 20 to 55).

With respect to claim 42 Yamaguchi describes the method of claim 41, wherein the gate insulating layer is formed by depositing silicon dioxide or silicon nitride on a glass substrate. ( Yamaguchi col. 8 line 2).

With respect to claim 43 Yamaguchi describes the method of claim 41, wherein the active layer is formed by depositing undoped polycrystalline silicon. ( Yamaguchi col. 7 line 50).

With respect to claim 44 , Yamaguchi describes the method of claim 43, wherein the undoped polycrystalline silicon has a thickness of between about 400 and 800 A. ( Yamaguchi col. 7 line 47).

With respect to claim 45 Yamaguchi describes the method of claim 43, wherein the active layer is formed using chemical vapor deposition process. ( Yamaguchi col. 7 line 48)

With respect to claim 46 Yamaguchi describes the method of claim 41 , wherein the active layer is formed by depositing amorphous silicon and crystallizing the amorphous silicon by laser annealing. ( Yamaguchi col. 7 lines 46-51).

With respect to claim 47, Yamaguchi describes the method of claim 4 , wherein the exposed portion of the active layer is formed by the steps of depositing an another

Art Unit: 2814

layer of silicon dioxide on the gate insulating layer to cover the active layer, depositing a conductive material on the another layer of silicon dioxide, and patterning the conductive material and the another layer of silicon dioxide to form an insulating layer and to form the gate over a selected portion of the active layer. ( Yamaguchi Fig. 3 E).

With respect to claim 48 Yamaguchi describes the method of claim 47, wherein the gate insulating layer and the gate comprise a thickness of about 500-1500 Å and, about 1500-:2500 Å, respectively. ( Yamaguchi col. 8 lines 2 and 5).

With respect to claim 49 Yamaguchi describes the method of claim 41, wherein said hydrogen ions are implanted with implantation energy between about 50 and 150 KeV. ( Yamaguchi col. 9 line 15).

With respect to claim 50 Yamaguchi describes the method of claim 41, wherein id hydrogen ions are implanted with a dose of between about  $5 \times 10^{14}$  -  $5 \times 10^{16}$  ions/cm<sup>2</sup> sq ( Yamaguchi col. 9 line 14).

With respect to claim 51 Yamaguchi describes the method of claim 49, wherein said hydrogen ions are implanted to heat up the excited region to a temperature between about 200-300 degrees Celsius. ( Yamaguchi col.9 line 15 and 54).

With respect to claim 52 Yamaguchi describes the method of claim 50, wherein said hydrogen ions are implanted to heat up the excited region to a temperature between about 200-300 degrees Celsius. ( Yamaguchi col.9 line 15 and 54).

With respect to claim 53, Yamaguchi describes the method of claim 41, wherein said hydrogen ions are implanted in the active layer and simultaneously form the impurity region. ( It is inherent when a dopant is implanted an impurity region is

Art Unit: 2814

formed).

With respect to claim 54, Yamaguchi describes the method of claim 41 , wherein the hydrogen ion implantation time is proportionately related to the size of the active layer. (inherent because bigger the area the longer it will take).

With respect to claim 55, Yamaguchi describes a thin film transistor prepared by a process comprising'. forming a gate insulating layer on an active layer, forming a gate on the gate insulating layer, forming an excited region in an exposed portion of the active layer by implanting hydrogen ions to the active layer by using the gate as a mask; and forming an impurity region by implanting impurity ions to said excited region while the excited region remains in an excited state and has a temperature high enough to self-activate the impurity ions , wherein the activation of said impurity ions implanted heavily occurs as the step of said implanting impurity ions is performed. (rejected for same reasons as claim 41 above).

With respect to claim 56 Yamaguchi describes the thin film transistor of claim 55, wherein the, gate insulating layer is formed by depositing silicon dioxide or silicon nitride on a glass substrate, and the active layer is formed by depositing undoped polycrystalline silicon. (rejected for same reasons as claim 42).

### ***Response to Arguments***

Applicant's arguments filed 08/24/2004 have been fully considered but they are not persuasive for the following reasons:

Art Unit: 2814

It is noted that the outstanding rejection is based on the combined teachings of Yamaguchi and Aomori whereas all of applicants' arguments are based on the alleged deficiencies of the primary reference Yamaguchi only.

It is well settled law that Applicants' piece meal analysis of the references, it has been held that one cannot show non-obviousness by attacking references individually where as here, the rejections are based on combinations of references. See *In re Keller*, 208 USPQ 871 (CCPA 1981).

It is noted that, the rejection cites Aomori, a patent from the same filed of endeavor, describes in col.3 lines 13 to 25 ion shower doping method wherein heavy doping/implantation of Hydrogen ions the impurity ions are self-activated in the polycrystalline thin film to fabricate TFTS at low temperature and it not necessary for the primary Yamaguchi reference to also teach what is at least taught by the secondary Aomori reference.

Applicants' contention that the presently newly added limitation, " the excited region... has a temperature high enough to self-activate the impurity ions. " is not taught by the applied references is not persuasive because the limitation is taught by Aomori e.g. col. 11 lines 53-55 and claim 4 at temperatures 450 degrees or less which includes the range of 200-300 degrees stated in Applicants' specification and recited in claim 52.

Applicants' next contention that Yamaguchi's teachings should be limited to " post annealing process" and therefore is a separate process different from hydrogen implantation process" is not persuasive because see Yamaguchi figs. IC and A, fig. IC



Art Unit: 2814

implanting P+ ions, and col. 8 lines 24-25 describe the activation occurring while the implanting is performed.

Further, it is well settled law that "The performance of two steps simultaneously, which have previously been performed in sequence was held to have been obvious. In re Tantincloux 108 USPQ 125 (CCPA 1955). See also In re Gibson, 39 F.2d. 975, 5 USPQ 230 (CCPA 1930).

Therefore even limiting Yamaguchi's teachings as suggested by Applicants' Yamaguchi performing the implantation and annealing steps in sequence renders the simultaneous performance of the same two steps for the same purposes in the presently recited claims obvious.

Applicants' contention with respect to claim 55, that Yamaguchi and Aomori do not teach the recited, "forming an impurity region by implanting impurity ions to said excited region while the excited region remains in an excited state and has a temperature high enough to self-activate the impurity ions, wherein the activation of said impurity ions implanted occurs as the step of said implanting impurity ions is performed" is not persuasive because forming an impurity region by implanting impurity ions to said excited region while the excited region remains in an excited state as stated above is taught by the applied references and forming an impurity region by heavily implanting impurity ions to said excited region in a, heavy dosage while the excited region remains in an excited state, ( Fig. 1 C implanting P+ ions Yamaguchi col. 9 lines 14 and figs. 1C, etc. describe heavily implanting ions,). (It is noted that Yamaguchi discloses the use of active layer as a mask and implanting prior to the formation of the gate. However it

Art Unit: 2814

would be an obvious altering of the sequence of steps to implant the H after gate formation. Further as Applicants' claims use the terminology "comprising" the claim includes steps in any sequence).

"Has a temperature high enough to self-activate the impurity ions," as stated above is taught by Aomori, a patent from the same filed of endeavor, describes in col.3 lines 13 to 25 ion shower doping method wherein heavy doping/implantation of Hydrogen ions the impurity ions are self-activated in the polycrystalline thin film. See also Yamaguchi figs. IC and A, fig. IC implanting P+ ions, and col. 8 lines 24-25 describe the activation occurring while the implanting is performed.

Therefore none of Applicants' arguments are persuasive.

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Art Unit: 2814

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Steven H. Rao whose telephone number is (703) 3065945. The examiner can normally be reached on 8.00 to 5.00.

The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.


Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



Steven H. Rao

Patent Examiner

November 29, 2004.



**HOWARD WEISS**  
**PRIMARY EXAMINER**